Renesas Electronics /R7FA6M1AD /ADC120 /ADDBLDRA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADDBLDRA

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ADDBLDRA

Description

A/D Data Duplication Register A

Fields

ADDBLDRA

This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.

Links

()